3661 Alchip Technologies Inc.

Alchip Opens 3DIC ASIC Design Services

Alchip Opens 3DIC ASIC Design Services

Proven AI and HPC ASIC Design Flow Production-ready

Taipei, Taiwan, Jan. 16, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, Limited, the high-performance ASIC leader, has formally opened its three-dimensional integrated circuit (3DIC) design services for the latest high-performance ASICs targeting AI and high-performance computing (HPC) applications. 

3DIC design refers to a cutting-edge semiconductor technology where multiple integrated circuits (ICs) are stacked vertically within a single package. This approach uses through-silicon vias (TSVs) and hybrid bonding to integrate the stacked chips, enabling faster data transfer, reduced power consumption, and a smaller footprint compared to traditional two-dimensional designs. Future designs for these applications will require high performance and efficiency in cloud and networking infrastructure, mobile devices, and graphics processing units (GPUs).

Alchip’s silicon-proven 3DIC design flow has optimized selected 3DIC designs along three critical dimensions: power delivery, die-to-die electrical interconnect, and system-wide thermal characterization. 

The new 3DIC design flow’s power delivery module encompasses power integrity, power grid design (including through-silicon-via distribution), and power integrity simulation and sign-off capabilities. 

Die-to-die electrical interconnect capabilities identify and rectify low clock skew across dies, process variation immunity, noise immunity, data transmission across different power domains, and inter-die setup/hold timing margin.  This capability also addresses power-performance-area (PPA) optimized IO cells for clock and data, as well as redundancy strategies.

Alchip’s 3DIC design flow also covers thermal characterization to increase power density, perform 3D non-uniform power mapping, mitigate 3D thermal crosstalk effects, and provide package and system cooling solution modeling.

“Alchip has been collaborating for many years with our EDA, foundry, and OSAT partners to accelerate multi-die designs,” explained Erez Shaizaf, Alchip’s chief technology officer.  “Now, those many months of hard work have culminated in providing the high-performance ASIC market with a design flow that cost-efficiently takes on the complexity of next generation 3DIC ASIC designs.”

About Alchip

Alchip Technologies Ltd., founded in 2003 and headquartered in Taipei, Taiwan, is a leading global High-Performance Computing and AI infrastructure ASIC provider of IC and packaging design, and production services for companies developing complex and high-volume ASICs and SoCs.  Alchip provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced process technology. Alchip has built its reputation as a high-performance ASIC leader through its advanced 2.5D/3D CoWoS packaging, chiplet design, and manufacturing management. Customers include global leaders in artificial intelligence, high-performance computing, supercomputing, mobile communications, entertainment device, networking equipment, and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661).

For more information, please visit our website: 

Attachment



Charles Byers
Alchip Technologies
+ (408)-310-9244
 
EN
16/01/2025

Underlying

To request access to management, click here to engage with our
partner Phoenix-IR's CorporateAccessNetwork.com

Reports on Alchip Technologies Inc.

 PRESS RELEASE

Alchip Technologies Reports 2025 Third Quarter Financial Results

Alchip Technologies Reports 2025 Third Quarter Financial Results Profitability Holding Steady Taipei, Taiwan, Dec. 02, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies reported that third quarter profits held steady on a quarter-by-quarter basis despite a decline quarterly revenue. Third quarter 2025 net income of $44.3 million is 3.1% over 2025 second quarter net income of $42.9 million. Pre-tax profit for the third quarter of 2025 registered $53.1 million is up 2.2% from 2025 second quarter pre-tax profit of $52 million.  Third quarter 2025 gross profit of $61.7 million is up slightly f...

 PRESS RELEASE

Alchip Joins Arm Total Design Ecosystem

Alchip Joins Arm Total Design Ecosystem Enhances collaboration on high-performance computing ASIC CPU designs powered by Arm Neoverse Compute Subsystems Taipei, Taiwan, Oct. 14, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, a leading fabless semiconductor company, announced today that it is joining Arm® Total Design, an ecosystem of industry leaders collaborating to accelerate and simplify the development of silicon based on Arm Neoverse® Compute Subsystems (CSS). The goal of Arm Total Design is to reduce barriers to custom silicon by bringing together the IP, tools, and ecosystem par...

 PRESS RELEASE

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale...

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up Joint innovation enables ultra-high bandwidth, low latency, high radix, and energy efficiency for multi-rack AI clusters SAN JOSE, Calif., Sept. 26, 2025 (GLOBE NEWSWIRE) -- At the 2025 TSMC North America Open Innovation Platform® (OIP) Ecosystem Forum, Alchip Technologies, the high-performance ASIC leader, and Ayar Labs, a leader in co-packaged optics (CPO) for large-scale AI workloads,  unveiled a CPO solution that is designed to efficiently extend scale-up network connectivity beyond traditional rack boundaries...

 PRESS RELEASE

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness Proves out Integrated Solution and IP Components Taipei, Taiwan, Sept. 04, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the dedicated high-performance and AI computing ASIC leader, validated its 3DIC ecosystem readiness with results from its 3DIC test chip tape out. The results vaulted Alchip into a clear 3DIC technology leadership because it validated an entire, integrated 3DIC solution, as well as its various elements.  The test chip provided CPU/NPU core demonstration, UCIe and PCIe PHY preparation, Lite-IO infrastructur...

ResearchPool Subscriptions

Get the most out of your insights

Get in touch