SOI Soitec SA

AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT

AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT

 

AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT

Bernin (Grenoble), France, June 11, 2025 – Soitec (Euronext Paris) announces the filing today of its 2024-2025 Universal Registration Document in European Single Electronic Format (ESEF) with the French Financial Markets Authority (Autorité des Marchés Financiers – AMF) under number D.25-0439.

The 2024-2025 Universal Registration Document is made available to the public in compliance with applicable laws and regulations and a French and English version is available for consultation on the Company’s website ( under Investors section – Regulated Information – Financial reports and results & other regulated releases). A French version is also available on the website of the AMF ().

The 2024-2025 Universal Registration Document, comprising the annual financial report, notably contains:

  • the management report, the consolidated and statutory financial statements and related Statutory Auditors’ reports, the information on the fees paid to the Statutory Auditors and the declaration by the person responsible for the Universal Registration Document ;
  • the Board of Directors’ report on corporate governance;
  • the description of the share buyback program ;
  • the sustainability report;
  • the explanatory notes and the draft resolutions submitted to the approval of the Annual General Meeting of July 22, 2025.

*****

Agenda

First-quarter 2025-2026 revenue: July 22, 2025, after market close.

Annual General Meeting: July 22, 2025.

*****

About Soitec

Soitec (Euronext - Tech Leaders), a world leader in innovative semiconductor materials, has been developing cutting-edge products delivering both technological performance and energy efficiency for over 30 years. From its global headquarters in France, Soitec is expanding internationally with its unique solutions, and generated sales of 0.9 billion Euros in fiscal year 2024-2025. Soitec occupies a key position in the semiconductor value chain, serving three main strategic markets: Mobile Communications, Automotive and Industrial, and Edge and Cloud AI. The company relies on the talent and diversity of more than 2,200 employees, representing 50 different nationalities, working at its sites in Europe, the United States and Asia. Nearly 4,300 patents have been registered by Soitec.

Soitec, SmartSiC™ and Smart Cut™ are registered trademarks of Soitec.

For more information: /en/ and follow us on LinkedIn and X: @Soitec_Official

*****

Media Relations:

Investor Relations:

 

Attachment



EN
11/06/2025

Underlying

To request access to management, click here to engage with our
partner Phoenix-IR's CorporateAccessNetwork.com

Reports on Soitec SA

 PRESS RELEASE

AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT

AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT   AVAILABILITY OF THE 2024-2025 UNIVERSAL REGISTRATION DOCUMENT Bernin (Grenoble), France, June 11, 2025 – Soitec (Euronext Paris) announces the filing today of its 2024-2025 Universal Registration Document in European Single Electronic Format (ESEF) with the French Financial Markets Authority (Autorité des Marchés Financiers – AMF) under number D.25-0439. The 2024-2025 Universal Registration Document is made available to the public in compliance with applicable laws and regulations and a French and English version is av...

 PRESS RELEASE

MISE À DISPOSITION DU DOCUMENT D’ENREGISTREMENT UNIVERSEL 2024-2025

MISE À DISPOSITION DU DOCUMENT D’ENREGISTREMENT UNIVERSEL 2024-2025   MISE À DISPOSITION DU DOCUMENT D’ENREGISTREMENT UNIVERSEL 2024-2025 Bernin (Grenoble), France, le 11 juin 2025 – Soitec (Euronext Paris) annonce le dépôt, ce jour, de son Document d'Enregistrement Universel 2024-2025 en format ESEF (European Single Electronic Format) auprès de l’Autorité des Marchés Financiers (AMF) sous le numéro D.25-0439. Le Document d’Enregistrement Universel 2024-2025 est tenu à la disposition du public dans les conditions prévues par la réglementation en vigueur et peut être consulté dans s...

 PRESS RELEASE

INFORMATION RELATIVE AU NOMBRE TOTAL DE DROITS DE VOTE ET D’ACTIONS CO...

INFORMATION RELATIVE AU NOMBRE TOTAL DE DROITS DE VOTE ET D’ACTIONS COMPOSANT LE CAPITAL SOCIAL   Fait à Bernin, le 5 juin 2025     INFORMATION RELATIVE AU NOMBRE TOTAL DE DROITS DE VOTE ET D’ACTIONS COMPOSANT LE CAPITAL SOCIAL   (Article L. 233-8 II du Code du commerce et article 223-16 du Règlement Général de l’Autorité des Marchés Financiers) Dénomination sociale et adresse de la société : SOITEC  Parc Technologique des Fontaines - Chemin des Franques   38190 Bernin Date d’arrêté des informations Nombre d’actions composant le capital social Nombre total de dr...

 PRESS RELEASE

Information Relating to the Total Number of Voting Rights and Shares ...

Information Relating to the Total Number of Voting Rights and Shares Forming the Share Capital   Bernin, on June 5, 2025     INFORMATION RELATING TO THE TOTAL NUMBER OF VOTING RIGHTS AND SHARES FORMING THE SHARE CAPITAL   (Article L. 233-8 II of the French Commercial Code and article 223-16 of the General Regulation of the French financial markets authority (AMF)) Corporate name and address of the company: SOITECParc Technologique des Fontaines - Chemin des Franques 38190 Bernin (FRANCE) Statement date Total number of shares forming the share capital Total numbe...

 PRESS RELEASE

Soitec and PSMC collaborate on ultra-thin TLT technology for nm-scale ...

Soitec and PSMC collaborate on ultra-thin TLT technology for nm-scale 3D stacking                                              Soitec and PSMC collaborate on ultra-thin TLT technology for nm-scale 3D stacking Bernin (France), June 3, 2025 – Soitec (Euronext – Tech Leaders), a world leader in the design and production of innovative semiconductor materials, today announced a strategic collaboration with Powerchip Semiconductor Manufacturing Corporation (PSMC). Under the collaboration, Soitec will supply PSMC 300mm substrates incorporating a release layer, Transistor Layer Transfer (TLT) ...

ResearchPool Subscriptions

Get the most out of your insights

Get in touch