3661 Alchip Technologies Inc.

Chiplet Technology Crtical to Extending Moore’s Law

Chiplet Technology Crtical to Extending Moore’s Law

Challenges and Solutions Revealed at TSMC’s OIP Ecosystem Forum

Milpitas, CA, Oct. 26, 2021 (GLOBE NEWSWIRE) -- Milpitas, CA. October 26, 2021 – James Huang, Vice President of R&D, Alchip Technologies sees a chiplet revolution as the cost-effective extender of Moore’s Law.

 

In a technical address at TSMC’s 2021 Open Innovation Platform, Mr. Huang stressed that chiplet’s and advanced packaging provides competitive cost structure versus monolith SoCs, while maintaining comparable performance and power consumption.

 

Huang cited two pieces of technology that will be critical chiplet/packaging developments: One is TSMC’s 3DFabric and CoWos® combined technologies.  The other is Alchip’s APLink die-to-die I/0. 

 

The APLink die-to-die (D2D) I/0 enables high speed data traffic between multiple chiplets.  APLink 1.0 targets TSMC’s 12nm process, while APLink 2.0 targets that foundry’s 7nm process is.  APLink 3.0 is currently undergoing test chip results evaltion, having achieved its target line rate.  Line rates for APLink 1.0 and 2.0 are 1 gigabit per second and 4 gigabites per second respectively.

 

Stepping beyond the present, Huang gave attendees a peak of what’s to come.  Detailing what he refered to as APLink 4.0, he revealed the 3nm-targeted D2D IP. 

 

APLink 4.0’s interconnect topology will feature a Source-synchronous I/O bus running with standard core voltage. The IP is speced to run at 12Tbps per PHY macro, with speeds of up to 16Gbps per DQ line, but with only 5 nano-seconds of latency. Taken together, this will result in reliable system operations.

 

The APlink 4.0 IP will support both north/south and east/west orientations and a symmetric PHY alignment that will minimize D2D wire length.  

(more)

 

 

Page 2 of 2

 

“But what makes this even more aligned with the needs of future technology innovation is a flexible business model that brings the futurere to reality,” Huang pointed out.

 

When implemented, Alchip’s customer engagement model will offer entry points at the product spec, SoC design and systems bring-up entry points.

 

For more information, go to .

-30-

About Alchip

Alchip Technologies Ltd., headquartered in Taipei, Taiwan, is a leading global provider of silicon design and production services for system companies developing complex and high-volume ASICs and SoCs.   The company was founded by semiconductor veterans from Silicon Valley and Japan in 2003 and provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced, including 7nm processes. Customers include global leaders in AI, HPC/supercomputer, mobile phones, entertainment device, networking equipment and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661) and is a TSMC-certified Value Chain Aggregator.

###

Attachment



Chuck Byers
Alchip Technologies
 
 
EN
26/10/2021

Underlying

To request access to management, click here to engage with our
partner Phoenix-IR's CorporateAccessNetwork.com

Reports on Alchip Technologies Inc.

 PRESS RELEASE

Alchip Joins Arm Total Design Ecosystem

Alchip Joins Arm Total Design Ecosystem Enhances collaboration on high-performance computing ASIC CPU designs powered by Arm Neoverse Compute Subsystems Taipei, Taiwan, Oct. 14, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, a leading fabless semiconductor company, announced today that it is joining Arm® Total Design, an ecosystem of industry leaders collaborating to accelerate and simplify the development of silicon based on Arm Neoverse® Compute Subsystems (CSS). The goal of Arm Total Design is to reduce barriers to custom silicon by bringing together the IP, tools, and ecosystem par...

 PRESS RELEASE

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale...

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up Joint innovation enables ultra-high bandwidth, low latency, high radix, and energy efficiency for multi-rack AI clusters SAN JOSE, Calif., Sept. 26, 2025 (GLOBE NEWSWIRE) -- At the 2025 TSMC North America Open Innovation Platform® (OIP) Ecosystem Forum, Alchip Technologies, the high-performance ASIC leader, and Ayar Labs, a leader in co-packaged optics (CPO) for large-scale AI workloads,  unveiled a CPO solution that is designed to efficiently extend scale-up network connectivity beyond traditional rack boundaries...

 PRESS RELEASE

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness Proves out Integrated Solution and IP Components Taipei, Taiwan, Sept. 04, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the dedicated high-performance and AI computing ASIC leader, validated its 3DIC ecosystem readiness with results from its 3DIC test chip tape out. The results vaulted Alchip into a clear 3DIC technology leadership because it validated an entire, integrated 3DIC solution, as well as its various elements.  The test chip provided CPU/NPU core demonstration, UCIe and PCIe PHY preparation, Lite-IO infrastructur...

 PRESS RELEASE

Alchip Technologies Reports 2025 Second Quarter Financial Results

Alchip Technologies Reports 2025 Second Quarter Financial Results Show Revenue and Net Income Incremental Declines Taipei, Taiwan, Aug. 27, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies reported second quarter incremental declines in year-over-year and quarter-on-quarter financial results. Second quarter 2025 revenue is $297.4 million, down 29.4% from second quarter 2024 revenue of $421 million. It is also 6.7 % lower than the first quarter 2025 revenue of $318.7 million. Net income for the second quarter 2025 is $42.9 million, down 12.8 % from second quarter 2024 net income of $49.3...

ResearchPool Subscriptions

Get the most out of your insights

Get in touch