3661 Alchip Technologies Inc.

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up

Joint innovation enables ultra-high bandwidth, low latency, high radix, and energy efficiency for multi-rack AI clusters

SAN JOSE, Calif., Sept. 26, 2025 (GLOBE NEWSWIRE) -- At the 2025 TSMC North America Open Innovation Platform® (OIP) Ecosystem Forum, Alchip Technologies, the high-performance ASIC leader, and Ayar Labs, a leader in co-packaged optics (CPO) for large-scale AI workloads,  unveiled a CPO solution that is designed to efficiently extend scale-up network connectivity beyond traditional rack boundaries.

This joint offering aims to address data movement bottlenecks that are slowing AI infrastructure, by effectively reducing system stall times and enabling next gen, large, high-performance AI clusters.

As AI models and cluster sizes continue to grow, traditional copper interconnects are reaching their physical and energy limits. This is constraining system design, bandwidth, and power efficiency. Latency must be reduced, and radix must be increased if thousands of AI accelerators are to act as one logical device under scale up networks. By replacing copper with CPO, the Alchip and Ayar Labs solution is designed to deliver extended reach, low latency, power efficiency, and high radix needed for large-scale accelerator deployments.

“AI cluster scale up networks are bounded by copper connectivity distances. At the same time, network power efficiency is limited by power density and cooling” explained Erez Shaizaf, Alchip’s Chief Technical Officer. “This means that we want to optimize space efficiency, but the challenge is that copper doesn’t have the I/O connectivity to put everything together. CPO will break these boundaries.” 

The new joint solution features Ayar Labs’ TeraPHY™ optical engines co-packaged with Alchip’s advanced solutions on a common substrate, bringing optical I/O directly to the AI accelerator interface. This integration enables more than 100 terabits per second (Tbps) of scale-up bandwidth per accelerator and supports more than 256 optical scale-up ports per device. TeraPHY™ is also protocol agnostic and enables flexible integration with customer-designed chiplets and fabrics.

“AI has reached an inflection point where traditional interconnects are limiting performance, power, and scalability,” said Vladimir Stojanovic, CTO and co-founder of Ayar Labs. “Our collaboration with Alchip enables a CPO solution for AI scale-up, pioneering new, energy-efficient system architectures that will power innovations for hyperscalers and enterprise AI customers, and accelerate AI proliferation, globally."

The co-packaged solution from Alchip and Ayar Labs enables multi-rack network scale-up without the power and latency penalties of pluggable optics by minimizing electrical trace lengths and placing optical connections close to the compute core. With support for the UCIe™ standard for die-to-die interconnect, and flexible protocol endpoints at the package boundary, design teams can integrate the scale-up fabric solution from Alchip and Ayar Labs alongside existing compute tiles, memory stacks, and accelerators while meeting performance, signal-integrity, and thermal requirements at the package level. The two companies are engaging with selected customers to integrate co-packaged optics into next-generation AI accelerators and scale-up switches. The companies will share additional collateral, reference architectures, and build options with qualified design teams.

View the Alchip and Ayar Labs presentation, "Enabling Next-Gen AI Infrastructure with Co-Packaged Optics and Advanced Packaging," from the 2025 TSMC North America OIP Ecosystem Forum .

About Alchip

Alchip Technologies Ltd., founded in 2003 and headquartered in Taipei, Taiwan, is a leading global High-Performance Computing and AI infrastructure ASIC provider of IC and packaging design, and production services for companies developing complex and high-volume ASICs and SoCs.  Alchip provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced process technology. Alchip has built its reputation as a high-performance ASIC leader through its advanced 2.5D/3D CoWoS packaging, chiplet design, and manufacturing management. Customers include global leaders in artificial intelligence, high-performance computing, supercomputing, mobile communications, entertainment device, networking equipment, and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661). For more information, visit

About Ayar Labs

Ayar Labs, a leader in optical engines for co-packaged optics, is transforming AI infrastructure by accelerating data movement in scale-up networks. Its industry-first optical I/O solution enables customers to maximize compute efficiency and performance while reducing costs, latency, and power consumption. Based on open standards and optimized for AI training and inference, Ayar Labs’ optical interconnect solutions are backed by a robust ecosystem to easily integrate into AI systems at scale. Ayar Labs was founded in 2015 and is funded by domestic and international venture capital firms, as well as strategic investors including AMD, Applied Ventures, GlobalFoundries, Hewlett Packard Pathfinder, Intel Capital, and NVIDIA. For more information, visit .

Attachment



Charles Byers
Alchip Technologies
+ (408)-310-9244
 
EN
26/09/2025

Underlying

To request access to management, click here to engage with our
partner Phoenix-IR's CorporateAccessNetwork.com

Reports on Alchip Technologies Inc.

 PRESS RELEASE

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale...

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up Joint innovation enables ultra-high bandwidth, low latency, high radix, and energy efficiency for multi-rack AI clusters SAN JOSE, Calif., Sept. 26, 2025 (GLOBE NEWSWIRE) -- At the 2025 TSMC North America Open Innovation Platform® (OIP) Ecosystem Forum, Alchip Technologies, the high-performance ASIC leader, and Ayar Labs, a leader in co-packaged optics (CPO) for large-scale AI workloads,  unveiled a CPO solution that is designed to efficiently extend scale-up network connectivity beyond traditional rack boundaries...

 PRESS RELEASE

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness Proves out Integrated Solution and IP Components Taipei, Taiwan, Sept. 04, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the dedicated high-performance and AI computing ASIC leader, validated its 3DIC ecosystem readiness with results from its 3DIC test chip tape out. The results vaulted Alchip into a clear 3DIC technology leadership because it validated an entire, integrated 3DIC solution, as well as its various elements.  The test chip provided CPU/NPU core demonstration, UCIe and PCIe PHY preparation, Lite-IO infrastructur...

 PRESS RELEASE

Alchip Technologies Reports 2025 Second Quarter Financial Results

Alchip Technologies Reports 2025 Second Quarter Financial Results Show Revenue and Net Income Incremental Declines Taipei, Taiwan, Aug. 27, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies reported second quarter incremental declines in year-over-year and quarter-on-quarter financial results. Second quarter 2025 revenue is $297.4 million, down 29.4% from second quarter 2024 revenue of $421 million. It is also 6.7 % lower than the first quarter 2025 revenue of $318.7 million. Net income for the second quarter 2025 is $42.9 million, down 12.8 % from second quarter 2024 net income of $49.3...

Pierre FerraguÊ
  • Pierre FerraguÊ

CoreWeave profitability; DeepSeek’s ASIC try; Semicap; PC pull-forward...

As always, during earnings season, we wrap-up what happened in the previous week. For our main takes summarized on a single slide, and a few words on each of the 9 names we followed last week, follow the link below.

 PRESS RELEASE

Alchip Introduces 2nm Design Platform

Alchip Introduces 2nm Design Platform Now available for High-Performance Computing and AI ASIC Designs Taipei, Taiwan, July 22, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the leader in high-performance and AI infrastructure ASICs, has received the first wafers from its groundbreaking 2nm Design Platform and is actively engaged with customers on high performance 2nm ASIC development. The new 2nm Design Platform facilitates the physical design of a 2nm chip using multiple types of 2.5D/3D technologies. It supports the development of 5nm or 3nm IO chiplets that work in conjunction wit...

ResearchPool Subscriptions

Get the most out of your insights

Get in touch