3661 Alchip Technologies Inc.

Alchip Introduces 2nm Design Platform

Alchip Introduces 2nm Design Platform

Now available for High-Performance Computing and AI ASIC Designs

Taipei, Taiwan, July 22, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the leader in high-performance and AI infrastructure ASICs, has received the first wafers from its groundbreaking 2nm Design Platform and is actively engaged with customers on high performance 2nm ASIC development.

The new 2nm Design Platform facilitates the physical design of a 2nm chip using multiple types of 2.5D/3D technologies. It supports the development of 5nm or 3nm IO chiplets that work in conjunction with 2nm compute dies. The complete physical design methodology supports technology up to 2nm, and advanced packaging including CoWoS®-S/R/L 2.5D/3D package, System on Integrated Chips (TSMC-SoIC®-X), die-to-die IP, and IO chiplet design. System on Wafer (TSMC-SoW™) 3DIC solutions are on track to be supported as well.

The 2nm process node introduces a complex layout structure, with a significantly greater variety of standard cells that make placement and signal/power routing more challenging. Alchip’s design methodology reduces turnaround time in both design implementation and verification by proactively addressing all side effects before floor planning and clock/power planning stages. From a packaging standpoint, power density and thermal dissipation per mm2 at the 2nm node are higher because of a larger gate count and faster operating speed. While 2nm IO chiplets are not yet available, Alchip’s 2nm Design Platform provides the more practical approach, enabling 2nm compute dies to work seamlessly with 3nm or 5nm IO chiplets.

Alchip’s 2nm test chip achieved first-pass silicon success, reinforcing the company’s high-performance ASIC leadership. The chip successfully integrated Alchip’s AP-Link-3D I/O IP, demonstrating its readiness for 3D SoIC-X chiplet applications. The results also lay a foundation for the company’s migration to TSMC’s A16™ process node.

“We’re open for business and ready to support customers’ 2nm demand. The 2nm Design Platform clearly showcases our ability to push the boundaries of high-performance computing and artificial intelligence design,” said Erez Shaizaf, CTO of Alchip Technologies.

About Alchip

Alchip Technologies Ltd., founded in 2003 and headquartered in Taipei, Taiwan, is a leading global High-Performance Computing and AI infrastructure ASIC provider of IC and packaging design, and production services for companies developing complex and high-volume ASICs and SoCs.  Alchip provides faster time-to-market and cost-effective solutions for SoC design at mainstream and advanced process technology. Alchip has built its reputation as a high-performance ASIC leader through its advanced 2.5D/3D CoWoS packaging, chiplet design, and manufacturing management. Customers include global leaders in artificial intelligence, high-performance computing, supercomputing, mobile communications, entertainment device, networking equipment, and other electronic product categories. Alchip is listed on the Taiwan Stock Exchange (TWSE: 3661).

For more information, please visit our website: 

Attachment



Charles Byers
Alchip Technologies
+ (408)-310-9244
 
EN
22/07/2025

Underlying

To request access to management, click here to engage with our
partner Phoenix-IR's CorporateAccessNetwork.com

Reports on Alchip Technologies Inc.

 PRESS RELEASE

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale...

Alchip and Ayar Labs Unveil Co-Packaged Optics for AI Datacenter Scale-Up Joint innovation enables ultra-high bandwidth, low latency, high radix, and energy efficiency for multi-rack AI clusters SAN JOSE, Calif., Sept. 26, 2025 (GLOBE NEWSWIRE) -- At the 2025 TSMC North America Open Innovation Platform® (OIP) Ecosystem Forum, Alchip Technologies, the high-performance ASIC leader, and Ayar Labs, a leader in co-packaged optics (CPO) for large-scale AI workloads,  unveiled a CPO solution that is designed to efficiently extend scale-up network connectivity beyond traditional rack boundaries...

 PRESS RELEASE

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness

Alchip 3DIC Test Chip Tape Out Validates Ecosystem Readiness Proves out Integrated Solution and IP Components Taipei, Taiwan, Sept. 04, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the dedicated high-performance and AI computing ASIC leader, validated its 3DIC ecosystem readiness with results from its 3DIC test chip tape out. The results vaulted Alchip into a clear 3DIC technology leadership because it validated an entire, integrated 3DIC solution, as well as its various elements.  The test chip provided CPU/NPU core demonstration, UCIe and PCIe PHY preparation, Lite-IO infrastructur...

 PRESS RELEASE

Alchip Technologies Reports 2025 Second Quarter Financial Results

Alchip Technologies Reports 2025 Second Quarter Financial Results Show Revenue and Net Income Incremental Declines Taipei, Taiwan, Aug. 27, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies reported second quarter incremental declines in year-over-year and quarter-on-quarter financial results. Second quarter 2025 revenue is $297.4 million, down 29.4% from second quarter 2024 revenue of $421 million. It is also 6.7 % lower than the first quarter 2025 revenue of $318.7 million. Net income for the second quarter 2025 is $42.9 million, down 12.8 % from second quarter 2024 net income of $49.3...

Pierre FerraguÊ
  • Pierre FerraguÊ

CoreWeave profitability; DeepSeek’s ASIC try; Semicap; PC pull-forward...

As always, during earnings season, we wrap-up what happened in the previous week. For our main takes summarized on a single slide, and a few words on each of the 9 names we followed last week, follow the link below.

 PRESS RELEASE

Alchip Introduces 2nm Design Platform

Alchip Introduces 2nm Design Platform Now available for High-Performance Computing and AI ASIC Designs Taipei, Taiwan, July 22, 2025 (GLOBE NEWSWIRE) -- Alchip Technologies, the leader in high-performance and AI infrastructure ASICs, has received the first wafers from its groundbreaking 2nm Design Platform and is actively engaged with customers on high performance 2nm ASIC development. The new 2nm Design Platform facilitates the physical design of a 2nm chip using multiple types of 2.5D/3D technologies. It supports the development of 5nm or 3nm IO chiplets that work in conjunction wit...

ResearchPool Subscriptions

Get the most out of your insights

Get in touch